<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>ATS on Nalar</title>
    <link>https://nalar.dev/tags/ats/</link>
    <description>Recent content in ATS on Nalar</description>
    <generator>Hugo</generator>
    <language>en-us</language>
    <lastBuildDate>Sat, 19 Sep 2026 00:00:00 +0000</lastBuildDate>
    <atom:link href="https://nalar.dev/tags/ats/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>PCIe ATS Moves Address Translation Caching Into the Device</title>
      <link>https://nalar.dev/pcie-ats-moves-address-translation-caching-into-the-device/</link>
      <pubDate>Sat, 19 Sep 2026 00:00:00 +0000</pubDate>
      <guid>https://nalar.dev/pcie-ats-moves-address-translation-caching-into-the-device/</guid>
      <description>&lt;h1 id=&#34;pcie-ats-moves-address-translation-caching-into-the-device&#34;&gt;PCIe ATS Moves Address Translation Caching Into the Device&lt;/h1&gt;&#xA;&lt;p&gt;An IOMMU can translate DMA addresses on behalf of a device, but that arrangement puts translation machinery in the path of device memory traffic. PCIe Address Translation Services (ATS) adds another option: a capable device can request a translation and retain the result in its own translation cache. Later transactions can carry the translated address instead of requiring the same translation work at the IOMMU for every access.&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
